Appendix 1

```
void sw()
 5
                                                            /* instruction
            #define iw = 12;
                                                            width */
            #define mw = 3:
                                                            /* memory width */
                                                            /* push constant */
            \#define CONST = 0
            \#define LOAD = 1
                                                            /* push variable */
10
            #define GLOBAL = 2
                                                             /* push address */
            #define PUTCHAR, = 15 /*
                                                            put a character along the
                                                            standard output channel*/
             #define GETCHAR = 16 /*
                                                            get a character from the
                                                            standard input channel */
15
            rom program []
            #include "prog.o" ): ram stack[1«mw] with dualport = 1 ];
20
            ram memory[1 mw] unsigned iw PC, ir, tos;
            unsigned mw sp;
             do par it = program[pc]: PC = PC + 1;
            tos = stack[sp-1];
                                                               /* save top of
25
                                                               stack to avoid
                                                               two ram accesses
                                                               in one cycle
                                                               */
30
            switch (ir)
```

```
case
            CONST par
                  stack[sp] = program[pc];
                  sP = sP+1:
                  PC = Pc+1:
5
                   ]
                  break;
            case LOAD
                  stack[sp-1] = memory[tos<-mw];
                  break;
10
            case STOP break; default:
                                                            /* unknown opcode */
            while (1) delay;
            ] while (ir != STOP);
            ]
15
```

Register transfer level description of simple processor